


## A Basis for LDO and Its Thermal Design

### Introduction

The AIC LDO family device, a 3-terminal regulator, can be easily used with all protection features that are expected in high performance voltage regulation application. These devices provide short-circuit protection, thermal shutdown protection and internal current limit protection against any overload condition that would create over heating junction temperature.

### (1) Current Limit Protection

Like other power regulation IC, the AIC LDO family has safety protection area. The current limit protection works while outputting heavy-loading current and keeps the output current within a safe operating scope. The output voltage decreases to a lower voltage level at the same time. The AIC LDO family protection function is designed to set up output current limit when over-current happens and the downstream devices can be protected from being damaged.




**Fig. 1 AIC1086 Current Limit Test**

Upper: output voltage (1V/DIV)

Lower: output current (2A/DIV)

### (2) Protection Diodes

During normal operation, the AIC LDO device needs no protection diode. The internal diode between input and output pins can handle microsecond surge current. Even with large output capacitance, it is very difficult to get those values of surge current in normal operation. The damage will not occur, unless the high value output capacitors and the input pin are shorted to ground instantaneously. A crowbar circuit at the input of the LDO device can generate those kinds of current and a diode from output-to-input is then recommended. Normal power supply cycling or even plugging and unplugging in the system will not generate sufficient large current to damage device (see Fig. 2).



**Fig. 2 AIC1086 Protection Diodes Diagram**

### (3) Ripple Rejection

It is recommended to use the AIC LDO family device in the application required improving

ripple rejection.

By connecting a bypass capacitor from the ADJ pin to the ground can reduce the output voltage ripple significantly (see Fig. 3). The bypass capacitor prevents output ripple from being amplified as the output voltage or loading current increases. The function is defined by:

$$\frac{1}{2\pi * Fr * C_{ADJ}} \leq R1$$

Here the Fr is the output ripple frequency and the C<sub>ADJ</sub> is a bypass capacitor (For Fig. 4). The ripple rejection capability intensifies as output capacitor increases, the output ripple will then be reduced. For more information, please refer to AIC LDO family datasheet.




Fig. 3 AIC1086 and Bypass Capacitor (C<sub>ADJ</sub>)




Fig. 4 AIC 1722D-33 Frequency and Ripple Rejection

#### (4) Load Regulation

Being a three-terminal device, the AIC LDO

family is unable to provide true remote load sensing. The resistance of the wire connecting the regulator to the load will limit the load regulation. Please refer to the datasheet for the detail measurement.

(a) Fig. 5: When the fixed type regulator is used, the load should be connected to the output terminal on the positive side and the ground terminal on the negative side. The output voltage is measured as the following equation:

$$V_L = V_{OUT} - I_O(RS1 + RS2)$$

(b) Fig. 6: When the adjustable type regulator is used, the load should be connected to the output terminal on the positive side and the ground terminal on the negative side. The output voltage is measured as the following equation:

$$V_L = V_{REF} \times \frac{R1 + R2}{R1} - I_O(RS1 + RS2)$$

(c) Load regulation is the circuit's ability to maintain the specified output voltage level under different load conditions, which is defined as:

$$\frac{\Delta V_{OUT}}{\Delta I_O}$$

Fig. 7 shows a PMOS voltage regulator. The ratio of output voltage variation to the given load current variation ( $\Delta V_{OUT}/\Delta I_O$ ) under constant input voltage Vi can be calculated as follow.

Here, Q1 is the series pass element, and  $\beta$  is the current gain of Q1. Gm is the transconductance of the error amplifier at its operating point.

Assume that there is a small output current change ( $\Delta I_O$ ), The change of output current causes the output voltage to change was calculated as:

$$\Delta V_{OUT} = \Delta I_O R_{EQ} (R_{EQ} = (R1 + R2) \parallel R_L \approx R_L)$$

Where R<sub>EQ</sub> is the equivalent output resistor. The change of sensed voltage multiplied by Gm of the error amplifier input difference and  $\beta$  of the

PMOS current gain (Fig. 7) must be large enough to achieve the specified change of output current. Thus,

$$\Delta I_o = \beta G_M \Delta V_+ = \beta G_M \left( \frac{R_2}{R_1 + R_2} \right) \Delta V_{OUT}$$

Then, the load regulator is obtained from above equation.

$$\frac{\Delta V_{OUT}}{\Delta I_o} = \frac{1}{\beta G_M} \frac{R_1 + R_2}{R_2}$$

Since load regulation is a steady-state parameter, all frequency components are neglected. The load regulation is limited by the open loop current gain of the system. As noted from the above equation, increasing dc open loop current gain improved load regulation.




Fig. 5 AIC LDO Fixed Regulator




Fig. 6 AIC LDO Adjustable Regulator




Fig. 7 PMOS Voltage Regulator

**(5) Quiescent Current or Ground Current**

Quiescent current or ground current is the difference between input and output current for AIC LDO family. Minimum quiescent current is necessary to maximize current efficiency. It is defined:

$$I_Q = I_I - I_O$$

Quiescent current consists of bias current and drive current of the series pass element, which does not contribute to output power. The series pass element, function diagram, ambient temperature, and etc, determine the value of quiescent current. Linear dropout voltage usually employ bipolar or MOS transistors as series pass elements.

(a) Fig. 8 :The collector current of bipolar transistors is defined by:

$$I_C = \beta I_B$$

Where  $I_C$  is the collector current of bipolar transistor,  $\beta$  is the common-emitter current gain of bipolar transistor and  $I_B$  is the base current of bipolar transistor. The base current of bipolar transistor is proportional to the collector current. When the output current increases, the base current increases, too. Since the base current contributes to quiescent current, bipolar transistors have higher quiescent current than MOS transistors. At the same time, during the dropout region the quiescent current will increase, because of the additional parasitic current path between the emitter and the base of bipolar transistors, which is caused by a lower base voltage than that of the output voltage.


(b) Fig. 9 the drain source current of MOS transistors is defined by:

$$I_D = K(V_{GS} - V_T)^2 (1 + \lambda V_{DS}) (\lambda V_{DS} \approx 0)$$


$$\Rightarrow I_D = K(V_{DS} - V_T)^2$$

$K$  is a MOS transistor conductivity parameter  
 $V_{GS}$  is the gate to source voltage  
 $V_T$  is the MOS threshold voltage

The drain current is a function of the gate to source voltage, not the gate current.




**Fig. 8 I-V Characteristics of Bipolar Transistors**




**Fig. 9 I-V Characteristic of MOS Transistors**

For bipolar transistors, the quiescent current increases proportionally with the output current because the series pass element is a current-driven device. For MOS transistors, the quiescent current has a near constant value with respect to the load current since the device is voltage-driven. The only things that contribute to the quiescent current for MOS transistors are the biasing currents of band-gap, sampling resistor, and error amplifier. In most applications where power consumption is critical or where small bias current is requested in comparison with the output current, an LDO voltage regulator using MOS transistors is an essential choice.

Fig. 10 and Fig. 11 show the ground current with respect to input voltage and temperature.



**Fig. 10 AIC1722 Input and Ground Current Characteristics**



**Fig. 11 AIC 1722 Temperature and Ground Current Characteristics**

### (6) Thermal Considerations

The AIC LDO family has internal power and thermal-limiting circuitry, which is designed to protect the device against overload conditions. For continuous normal load conditions, however, maximum ratings of junction temperature must not be exceeded. It is important to pay more attention to all sources of thermal resistance from junction to ambient. This includes junction-to-case, case-to-heat sink interface, and heat sink resistance itself.

We take the following condition as an example of AIC 1086.

$V_{IN}$  (max continuous)=5V,  
 $V_{OUT}$ =3.3V,  
 $I_{OUT}$ =1A ,  
 $T_A$ =70°C  
 $\theta_{HEAT\ SINK}$ =1°C/W,  
 $\theta_{CASE-TO-HEATSINK}$ =0.2°C/W for TO-220 package with thermal compound.

Power dissipation under these conditions can be calculated:

$$P_D = (V_{IN} - V_{OUT})(I_{OUT}) = 1.7W$$

Junction temperature will be equal to:

$$T_J = T_A + P_D(\theta_{HEAT\ SINK} + \theta_{CASE-TO-HEAT\ SINK} + \theta_{JC})$$

For the operating junction temperature range:

$$T_J = 70^\circ C + 1.7W(1^\circ C/W + 0.2^\circ C/W + 0.7^\circ C/W) = 73.23^\circ C$$

$$73.23^\circ C < 125^\circ C = T_{JMAX}$$

(Operating Junction Temperature Range)

For the storage temperature range:

$$T_J = 70^\circ C + 1.7W(1^\circ C/W + 0.2^\circ C/W + 3^\circ C/W) = 77.14^\circ C$$

$$77.14^\circ C < 150^\circ C = T_{JMAX}$$

(Storage Temperature Range)

In the above two cases, the junction temperature are lower than the maximum rating, and this ensure a reliable operation.

### (7) Efficiency

The quiescent or ground current and input/output voltage are with respect to the efficiency of a LDO regulator input/output voltage with following equation:

$$E = \frac{I_O V_O}{(I_O + I_G) V_I} \times 100\%$$

In order to achieve a higher efficiency for LDO regulator, The dropout voltage and quiescent current must be reduced. In addition, the dropout voltage between input and output must be minimized since the power dissipation of LDO regulators affects to the efficiency significantly.

Power dissipation =  $(V_i - V_o) I_o$

For example of AIC1722:

Input voltage is 5V

Output voltage is 3.3V

Output current is 300mA

Ground (max) current is 80μA

$$E = \frac{300mA \times 3.3}{(300mA + 88\mu A) \times 5} \times 100\% = 66\%$$

### (8) Layout Note

According to the following parameter, we can achieve the maximum allowable Temperature Rise, ( $T_R$ )

$$T_R = T_J(\max) - T_A(\max)$$

where  $T_J(\max)$  is the maximum allowable junction temperature (125°C), and  $T_A(\max)$  is the maximum ambient temperature suitable in the application. Use the calculated values for  $T_R$  and  $P_D$ , the maximum allowable value of the junction-to-ambient thermal resistance ( $\theta_{JA}$ ) can be calculated:

$$\theta_{JA} = T_R / P_D$$

If the maximum allowable value for  $\theta_{JA}$  is achieved to be  $\geq 133^\circ C/W$  for SOT-223 package or  $\geq 74^\circ C/W$  for TO-220 package or  $\geq 102^\circ C/W$  for TO-263 package, no heatsink is needed since the package will dissipate heat to satisfy these requirements.

### **(9) Summary**

Install a 10 $\mu$ F (or greater) capacitor is required between the AIC LDO family device's output and ground pins for the reason of stability. Without this capacitor, the part will oscillate. Even though most types of capacitor may work, the equivalent series resistance (ESR) should be held to 5 $\Omega$  or less, if aluminum electrolytic type is used. Many Aluminum electrolytic capacitors have electrolytes that will freeze under -30 $^{\circ}$ C, so solid

tantalums are recommended for operation below -25 $^{\circ}$ C. The value of this capacitor may be increased without limit.

A 10 $\mu$ F (or greater) capacitor should be placed from the AIC LDO family input to ground if the lead inductance between the input and power source exceeds 500nH (approximately 10 inches of trace).